Characterization of a Serializer ASIC chip for the upgrade of the ATLAS muon detector
Wang, Jinhong · Guan, Liang · Sang, Ziru · Chapman, J. W. · Dai, Tiesheng · Zhou, Bing · Zhu, Junjie
Original · EN
We report on the design of a serializer ASIC to be used in the ATLAS forward muon detector for trigger data transmission. We discuss the performance of a prototype chip covering power dissipation, latency and stable operating line rate. Tests show that the serializer is capable of running at least at 5.76 Gbps with a bit error ratio below 1x10⁻¹⁵, and a power consumption of 200 mW running at 4.8 Gbps. The latency between the start of loading 30 bits into the serializer to the transmission of the first bit from the serializer is measured to be about 6 ns.
English translation
This paper has no Arabic translation yet. Be the first: it takes a few seconds, and the result is stored for every future reader.